Strumenti Utente

Strumenti Sito


magistraleinformaticanetworking:spm:istruzionixeonphi14

Differenze

Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.

Link a questa pagina di confronto

Entrambe le parti precedenti la revisione Revisione precedente
Prossima revisione
Revisione precedente
magistraleinformaticanetworking:spm:istruzionixeonphi14 [30/10/2014 alle 11:55 (10 anni fa)]
Marco Danelutto
magistraleinformaticanetworking:spm:istruzionixeonphi14 [11/11/2014 alle 09:41 (10 anni fa)] (versione attuale)
Marco Danelutto
Linea 16: Linea 16:
 === Environment settings === === Environment settings ===
 In order to be able to use the tools, you have to run the script in In order to be able to use the tools, you have to run the script in
-  * **/opt/intel/composerxe/bin/compilervars.sh** that will set up the proper compiler and library paths. I suggest you to make the execution of the script automatic by inserting the call to the script in the **.bashrc** configuration file of your home directory (add a line such as **/opt/intel/composerxe/bin/compilervars.sh** at the end of this file)+  * **/opt/intel/composerxe/bin/compilervars.sh intel64** that will set up the proper compiler and library paths. I suggest you to make the execution of the script automatic by inserting the call to the script in the **.bashrc** configuration file of your home directory (add a line such as **/opt/intel/composerxe/bin/compilervars.sh intel64** at the end of this file)
  
 === Compiling and running code on the PHI === === Compiling and running code on the PHI ===
Linea 26: Linea 26:
  
 Please take into account that a minimal set of libraries is available on the mic.   Please take into account that a minimal set of libraries is available on the mic.  
 +
 +=== FastFLow ===
 +Please take into account that you need to inlcude the flag -DNO_DEFAULT_MAPPING when compiling FastFlow programs, as the default mapping at the moment assumes a core numbering such as the one used for Sandy/Ivy Bridge (0 first context of the first core, 1 first context of the second core ...) processors, which is different from the one used on PHI (0 first context of the first core, 1 second context of the first core ...).
 +
 +=== MIC0 and MIC1 === 
 +You can use both the accelerators available on the machine (namely MIC0 and MIC1), despite the fact the examples in this page alway use mic0 ... 
 +
 +
 +=== Documentation ===
 +Available documentation on the Xeon PHI and the relative programming tools may be accessed at the [[https://software.intel.com/en-us/mic-developer|Intel Xeon PHI Developer Zone]]
magistraleinformaticanetworking/spm/istruzionixeonphi14.1414670145.txt.gz · Ultima modifica: 30/10/2014 alle 11:55 (10 anni fa) da Marco Danelutto